Affiliation:
1. Ming-Hsin University of Science and Technology
2. Ming-Hsin University of Science & Technology
Abstract
The positive-bias temperature instability (PBTI) test is one of effective reliability evaluation tests in negative-channel metal-oxide-semiconductor field-effect transistor (nMOSFET) to expose the bonding interface between channel surface and gate dielectric and the integrity of gate dielectric. Adopting this test metrology in thin-film transistor (TFT) on glass substrate to reveal the previous concerns is still suitable. Using this good methodology in continuous-wave (CW) green laser-crystallization (CLC) poly-Si TFT, demonstrating a greatly effective mobility 530 cm^2/V-s, is necessary to interpret the defect generation and the device degradation under high gate-voltage stress and temperature impact, 25 oC to 125 oC. Because the channel surface of the CLC poly-Si TFT was not strictly smooth, the micro roughness in this stress caused more generation of interface states. The grain-boundary trap states in poly-crystalline channel, additionally, were generated after stress.
Publisher
Trans Tech Publications, Ltd.
Reference17 articles.
1. J. F. Zhang et al.: IEEE Trans. ED., 45, (1998), p.116.
2. L. Tsetseris, et al.: IEEE TDMR, 7, (2007), p.502.
3. M. Jo, et al.: IEEE EDL, 29, (2008), p.399.
4. Y. T. Lin, et al.: IEEE EDL, 28, (2007), p.790.
5. J. M. Shieh, et al.: Appl. Phy. Lett., 92, (2008), p.063503.