Affiliation:
1. Southeast University
2. Yancheng Institute of Technology
Abstract
The design of a high speed programmable frequency divider for fractional-N frequency synthesizer is presented. The programmable divider consists of a divide-by-4/5 dual-modulus prescaler, a 5-bit programmable counter, and a 2-bit swallow counter. A new scheme of reload operation is adopted to reduce the propagation delay of the critical path. The triggering signal for the two counters is selected carefully to mitigate the timing requirement of the mode control signal. The divider is designed in 0.18 um CMOS process. Its division ratio (DR) covers the range from 12 to 127. Post-layout simulations show it can work up to 5 GHz under 1.8 V power supply, while consuming only 9 mW and occupying an area of about 0.06 mm2.
Publisher
Trans Tech Publications, Ltd.
Reference9 articles.
1. D. Banerjee, PLL Performance, Simulation, and Design, (2006), http: /www. webench. national. com/ appinfo/ wireless / files/deansbook4. pdf.
2. Pin-En Su and Sudhakar Pamarti, Fractional-N Phase-Locked-Loop-Based Frequency Synthesis: A Tutorial, IEEE T CIRCUITS-II, vol. 56 (2009), pp.881-885.
3. Behzad Razavi, Fundamentals of Microelectronics, John Wiley & Sons Inc., New York, (2008).
4. Cicero S. Vaucher, Igor Ferencic, Matthias Locher, Sebastian Sedvallson, Urs Voegeli, and Zhenhua Wang, A family of low-power truly modular programmable dividers in standard 0. 35-um CMOS technology, IEEE J SOLID-ST CIRC, vol. 35 (2000).
5. Y. Akazawa, H. Kukuchi, A. Iwata, T. Matsuura, and T. Takahashi, Low power 1GHz frequency synthesizer LSI's, IEEE J. Solid-State Circuits, vol. SC-18(1983), pp.115-121.