Abstract
Simulators play an important part in computer architecture research. As for specific microarchitecture study, which focuses on the accurate behavior of out-of-order scheduling, ALU contention, and function unit management, an over-simplified abstraction is not sufficient to represent modern processor organizations. Thus cycle-accurate simulators are introduced to describe the accurate behavior in target microarchitecture. In cycle-accurate simulators, the timing feature within function units is simulated. This paper presents PPSim, a cycle-accurate PowerPC instruction set simulator, which models the cache, branch prediction, and out of order pipeline in PowerPC microarchitecture.
Publisher
Trans Tech Publications, Ltd.
Reference11 articles.
1. Todd Austin, E.L., Dan Ernst. SimpleScalar: An Infrastructure for Computer System Modeling. Computer IEEE, 2002. vol. 35, no. 2: pp.59-67.
2. Stephen, A.H. Using Complete Machine Simulation to Understand Computer System Behavior. 1998, Stanford University.
3. Binkert, N.L., E.G. Hallnor et al. Network-Oriented Full-System Simulation using M5. The Sixth Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW), (2003).
4. Vachharajani, M., et al. Microarchitectural Exploration with Liberty. In proceedings of the 35th International Symposium on Microarchitecture, (2002).
5. Bohrer, P., et al. Mambo: A full system simulator for the PowerPC architecture. (2004).