Design of Broadband, High-Speed Dual-Modulus Prescaler for Multi-Mode PLL Frequency Synthesizer-Reference-Cited by-同舟云学术

Design of Broadband, High-Speed Dual-Modulus Prescaler for Multi-Mode PLL Frequency Synthesizer

Published:2013-08 Issue: Volume:364 Page:439-443
ISSN:1662-7482
Container-title:Applied Mechanics and Materials
language:
Short-container-title:AMM

Author:

Jiang Xue Fei¹,Fan Xiang Ning¹

Affiliation:

1. Southeast University

Abstract

A architecture of multi-mode PLL frequency synthesizer one can meet a variety of communication standards is presented in this paper, which can provide each mode with the required frequency, while reducing the system's hardware cost. Optimized broadband high-speed dual-mode prescaler (DMP)'s internal structure, the principle of circuit design and its layout is introduced. The DMP is produced by 0.18μm CMOS technology. The post simulation results show that with the 1.8V power, the DMP's operating frequency range is 0.4 ~ 9.6GHz, the power consumption is 7.6mA.

Publisher

Trans Tech Publications, Ltd.

Link

https://www.scientific.net/AMM.364.439.pdf

Reference7 articles.

1. M. Brandolini, P. Rossi, D. Manstretta and F. Svelto. Toward Multistandard Mobile Terminals-Fully Integrated Receivers Requirements and Architectures[J]. IEEE Trans. Microwave Theory and Techniques, 53(3): 1026-1038, March (2005).

2. Jaewook Shin, Hyunchol Shin. A 1. 9–3. 8 GHz ΔΣ Fractional-N PLL Frequency Synthesizer With Fast Auto-Calibration of Loop Bandwidth and VCO Frequency[J]. IEEE Journal of Solid-State Circuits, 47(3): 665-675, (2012).

3. U. Singh and M. Green. Dynamics of High-Frequency CMOS Divider[C]. IEEE pro. ISCAS, 5: 26-29, May (2002).

4. Foroudi N, Kwasniewski T. A CMOS High Speed Dual-Modulus Frequency Divider for RF Frequency Synthesis[J]. IEEE Journal of Solid-state circuits, 30(2): 93-100, (1995).

5. Chang B, Park J, Kin W．A 1. 2 GHz CMOS Dual Modulus Prescaler Using Dynamic D-Type FIip-Flop[J]. IEEE Jounal of Solid-state Circuits, 1(5): 749 - 752, (1996).