Affiliation:
1. Aviation University of Air Army
Abstract
A clock generation circuit is proposed based on CMOSFET technology, which is comprised of a reference voltage source, a common source voltage amplifier, voltage controlled oscillator and timing circuit. By which a particular clock is produced, whose duty cycle is less than 50%. It is used 0.5 μ s CMOS process, HSPICE simulation results indicates that the average frequency of clock signal is 2.071MHz, and the average duty cycle is 31.565% .
Publisher
Trans Tech Publications, Ltd.
Reference13 articles.
1. Hu J, Xu T, Lin P, Xia Y. Low power Adiabatic Multiplier with Complementary pass Transistor Logic[J]. IEEE Proc. Communication, Circuits and Systems, 2005, 1065-1069.
2. Kramer A, Denker J S, Flower B, Moroney J. 2nd order Adiabatic Computation with 2N-2P Logic Circuits[J]. Proc. Of 1995 International symp. on Low Power Design, 1995, 191-196.
3. Blotti A, Saletti R. Ultra low-Power Adiabatic Circuit Semi-Custom Design[J]. IEEE Tran. on VLSI systems, 2004, 12(11), 1248-1253.
4. Younis S, Knight T F. Asymptotically zero energy splitlevel charge recovery logic[J]. Proc. Workshop Low Power Design, Napa Valley, California, 1994, 177–182.
5. Lim J, Kim D G, Chae S I. nMOS reversible energy recovery logic for ultra-low-energy applications[J]. IEEE Journal of Solid-State Circuits, 2000, 35(6), 865-875.