Affiliation:
1. Harbin University of Science and Technology
Abstract
In this paper, an operational amplifier with low-power consumption has been designed. Using the complementary differential pair for the input stage and the class AB structure for the output stage, the common-mode input range and output swing of the proposed circuit could achieved rail-to-rail. Based on TSMC 0.18μm CMOS process, using HSPICE 2008 software for circuit simulation, the results showed that the proposed op-amp has more than 100dB open loop gain, meanwhile the static power consumption is less than 300μw. The circuit's phase margin is 68 degrees, CMRR is 135dB and power supply rejection ratio is 63dB.
Publisher
Trans Tech Publications, Ltd.
Reference5 articles.
1. Ahmadi M M, An Adaptive Biased Single_stage CMOS Operational Amplifier with a Novel Rail-to-Rail Constant-gm Input stage, Analog Integrated Circuit and Signal Processing, 2005, 45: 71-78.
2. Loikkanen M, Kostamovaara J. Low Voltage CMOS Power Amplifier with Rail-to-Rail Input and Output, [J]. Analog Integral Circuits Process, 2006, 46-183.
3. Stockstand T, Yoshizawa H. A 0. 9-V 0. 5 A rail-to-rail CMOS operational amplifier, IEEE J Solid State Circuits 2002; 37: 286-292.
4. P.E. Allen and D.R. Holberg, CMOS Analog Circuit design-2nd Ed,., Oxford University Press, (2002).
5. Behzad Razavi Design of analog CMOS integrated circuits,. McGraw–Hill; (2001).