Affiliation:
1. Sichuan Institute of Solid-State Circuits
Abstract
An integrated ramp generator is presented in this paper. For traditional implementations, the amplitude clamp is realized with zener diode to limit the output voltage to ±VZ, while the zener diode is not available for standard CMOS process. The transmission gate is utilized to make the output voltage in the determined range. The reference voltage is provided by a bandgap voltage reference with temperature compensation, which guarantees the temperature stabilization of the frequency of the ramp generator. The ramp generator was fabricated in a commercial CMOS process. The frequency of 44kHz is achieved under the power supply of 3.5V, and the frequency variation of 41kH to 46kHz with the power supply of 3.3V to 5V.
Publisher
Trans Tech Publications, Ltd.
Reference5 articles.
1. J.B. Jia and K.N. Leung, Integrated ramp generator with auto-set systeretic comparator for PWM voltage regulators, Electronics Letters, Vol. 43, No. 24, 2007 : 1384 – 1385.
2. Xia ji, Wang Dong-xu. Implementation of a CMOS Sawtooth-Wave, Microelectronic, Vol. 32, No. 3, 2002 : 228－230.
3. F. Azais，S. Bernard and Y. Bertrand et al, Analog built-in saw-tooth generator for ADC histogram test, Microelectronics Journal, Vol. 33, No. 10, 2002: 781－789.
4. Behzad Razavi, Design of Analog CMOS Integrated Circuit, New York: McGraw-Hill, 2000. 1.
5. P.E. Allen and D.R. Holberg, CMOS Analog Circuit Design, 2nd edn., Oxford University Press, (2002).