Pattern Generation Research of BIST Based on Low Power-Reference-Cited by-同舟云学术

Pattern Generation Research of BIST Based on Low Power

Published:2014-03 Issue: Volume:543-547 Page:701-704
ISSN:1662-7482
Container-title:Applied Mechanics and Materials
language:
Short-container-title:AMM

Author:

Wang Yi¹,Xu Gui Juan²

Affiliation:

1. Guizhou Normal University

2. Guizhou University

Abstract

In this paper, a new BIST structure is presented, which is generated by the LFSR modified. There is no redundant single input jump test incentive, all possible test vector combinations are covered, the testing power is reduced. Moreover, the testing time do not increase and fault-coverage rate won't be affected. Experiment results on the integrated circuit 74HC42 show that the switching activity reduction can be achieved up to 64% while achieving high fault coverage, especially suitable for BIST of Integrated circuits.

Publisher

Trans Tech Publications, Ltd.

Link

https://www.scientific.net/AMM.543-547.701.pdf

Reference8 articles.

1. Li Xiaowei, Han Yinhe, Hu Yu. Digital integrated circuit test optimization-compression testing, test scheduling and test power optimization,. Bei Jing: Publishing House of Science, (2010).

2. Zheng-wei HU, Xing YANG. Design of RSIC Test Sequence Based on ALFSR Generation Circuit,. IEEE Computer Society, 2008 International Symposium on Information Science and Engieering: 317-320.

3. Wang Yi. Research on A Low Power Consumption for Random Single Input Change Test Theory,. Microelectronics and Computer, 2009, 26(2), pp.5-7.

4. Zhou Bin. Research on Low Cost Deterministic Built-in Self test (BIST),. Harbin Institute of Technology, (2010).

5. Tan enming. Optimizing methods in the design of built-in self-test for digital circuits,. Shanghai Jiao Tong University. (2007).