Abstract
In order to satisfy the higher and higher transmission rate and broadband requirement of modern communication, a 4-bit 5 GS/s digital-to-analog converter (DAC) integrated circuit is presented. The DAC circuit is based on current steering architecture and segmented with a 4 bit unary. The circuit is designed and analyzed in TSMC 0.18 μm CMOS technology. The chip size is 0.675 mm 0.525 mm. Simulation results show that the maximum integral nonlinearity (INL) is 0.15 LSB. The DAC can achieve a spurious-free dynamic range (SFDR) of 22.76 dB under a clock frequency of 5 GHz with an input signal frequency of 250 MHz, while the power consumption is 11.6 mW.
Publisher
Trans Tech Publications, Ltd.
Reference9 articles.
1. Wu Xu, Palmers P, Steyaert M. A 130 nm CMOS 6-bit full nyquist 3 GS/s DAC ［J］. IEEE Journal of Solid State Circuit, 2008, 43(11): 2396-2403.
2. Zhang Yi, Meng Qiao, Li Xiaomei, Tang Kai. 2 GS/s 6-bit DAC in 0. 18μm CMOS technology [J]. JOURNAL OF SOUTHEAST UNIVERSITY (Natural Science Edition), 2012, 42(5): 837-842.
3. C. H. Lin and K. Bult, A 10-b 500-MSamples/s CMOS DAC in 0. 6 mm, IEEE J. Solid-State Circuits, vol. 33, no. 12, p.1948–1958, Dec. (1998).
4. Cong Yonghua and Geiger L, Formulation of INL and DNL yield estimate on incurrent-steering D/A converters, IEEE International Symposium on Circuit and Systems. Scottsdale, Arizona, USA, 2002, 3: 149-152.
5. Wikner Jacob, Tan Nianxiong. Modeling of CMOS digital-to-analog converters for telecommunication ［J］. IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, 1999, 46(5): 489-499.
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献