Affiliation:
1. Science and Technology on Analog Integrated Circuit Laboratory
Abstract
In this paper, a kind of novel DAC architecture is proposed. Compared to the traditional DAC architecture, the proposed is a multistage one. In order to improve precision, we use a kind of feedback bias circuit, which can minimize the effect of the base currents. A 16-bit DAC transistor-level circuit is implemented in 0.18um SiGe process. The simulation results show that the DAC using the proposed architecture has higher resolution, and better static and dynamic performances than the traditional one.
Publisher
Trans Tech Publications, Ltd.
Reference5 articles.
1. Timmy Sundström and Atila Alvandpour, A 2. 5GS/s 30-mW 4 bit flash ADC in 90 nm CMOS, in NORCHIP, IEEE Custom Integrated Circuits Conf., Nov. 200.
2. A. Boni, A. Pierazzi, and C. Morandi, A 10-b 185-MS/s Track-and-Hold in 0. 35-um CMOS, IEEE J. Solid-State Circuits, vol. 36, no. 2, pp.195-203, Feb. (2001).
3. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2nd ed. Cambridge, U.K.: Cambridge University Press, (2004).
4. A. Abidi, Evolution of a software-defined radio receiver's RF front-end, in RFIC Dig. Papers, San Francisco, CA, Jun. 2006, p.27–30.
5. D. Lee, J. Yoo, K. Choi, and J. Ghaznavi, Fat tree encoder design for ultrahigh speed flash A/D converters, Proc. IEEE 45th Midwest Symp. Circuits Systems, pp.87-90 , (2002).