Affiliation:
1. Ningbo Dahongying University
Abstract
Due to real-time video decoding requirements, hardware accelerators for video deblocking filtering has gradually become a research hotspot in recent years. Compared with the traditional deblocking filter hardware accelerators which support only single video coding standard, this paper implemented a deblocking filter structure, which filtering algorithm can be configured to support multiple video coding standards; Using SIMD technology to make filtering data fully parallel computing. This structure is a multi-standard deblocking filter accelerator, supports H264, AVS, VP8 to, RealVideo, four kinds of video coding standards. The clock frequency is 200MHz, and it can be used for real-time filtering of multi-standard HD video processing.
Deblocking Filter Algorithm
Publisher
Trans Tech Publications, Ltd.
Reference10 articles.
1. Information technology. Advanced coding of audio andvideo: Part 2. AVS Working Group(Audio Video Coding Standard Working Group of China), (2005).
2. Joint Video Team(JVT) of ITU-T VCEG and ISO/IEC MPEG, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, ITU-T Rec. H. 264 and ISO/IEC 14496-10 AVC, May (2003).
3. Video and Audio Technologies Codec Group Real Networks. Real-Video 9 external specification[Z]. USA: RealNetWorksCo, (2002).
4. VP8 Data Format and Decoding Guide WebM Project. http: /www. webmproject. org/ February 4, (2011).
5. O. Y. Jian, X. L. Du. Optimized design of H. 264 Deblocking Filtering System Based on FPGA[J]. Computer Engineering. 2008. 6. Vol. 34 No. 12.