Affiliation:
1. National United University
Abstract
In this paper, we propose a novel high-voltage (HV) nLDMOS transistor with a small Ron resistance, low trigger voltage (Vt1) and high holding voltage (Vh) characteristics. Here, we introduce a deep N+-buried-layer (NBL) into this HV nLDMOS to evaluate the ESD/latch-up (LU) parameters variation. These electric snapback parameters affect the reliability of proposed device and its performance. Eventually, we expect this proposed HV stucture processed better characteristic behaviors, which can be applied to the power electronics and ESD protection application of HV ICs.
Publisher
Trans Tech Publications, Ltd.
Reference15 articles.
1. Ming-Hau Chan, Yu-Tzung Lin, Ying-Yu Tzou: IEEE 6th International Power Electronics and Motion Control Conference (2009), p.1708.
2. A. Parayandeh, B. Mahdavikkhah, S.M. Ahsanuzzaman, A. Radic, A. Prodic: IEEE Conference on Energy Conversion Congress and Exposition (2011), p.1229.
3. Wen-Yi Chen, Ming-Dou Ker, Yeh-Jen Huang: IEEE Electron Device Letters, Vol. 29, Issue 7 (2008), p.762.
4. Yong Seo Koo, Hyun Duck Lee, Jong Il Won, Yil Suk Yang: International Power Electronics Conference (IPEC 2010), p.248.
5. H. Tsai and M. Ker: IEEE Trans. on Device and Materials Reliability, Vol. 12, Issue 4 (2012), p.1.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献