Affiliation:
1. Al-Balqa’ Applied University
2. Al_Hussein Bin Talal University
Abstract
On the basis of theoretical and experimental researches the new structures and formal methods of compositional micro program control units design are proposed. It is shown that optimization of hardware in the unit of microinstructions’ addressing can be achieved by application of the methods of multilevel implementation of automata with “hardware” logic, that need adaptation to the peculiarities of compositional micro program control units. It is proposed to use the methods of the logic conditions’ encoding, the codes of the states, the codes of the operational linear chains and their classes, and also the addresses of microinstructions. The new structures and methods of design were developed for all known structures of compositional micro program control units. The proposed methods permit to decrease the amount of programmable logic devices in the automaton of addressing’s circuit from 12% to 42% in comparison with known methods of design. The analytical estimations of hardware amount as the function of characteristics of initial flow-chart have been made up. These methods permit to expand the class of synthesizable control units. The conducted researches permit to find an area of the effective application of proposed methods of design. The purpose of work is minimization of number of the large-scale integrated circuit in circuit of automatons of addressing of CMCU due to application of methods of a structural reduction. The analysis of methods of realization of algorithms of control, element basis, methods of a structural reduction, methods of synthesis and optimization of compositional micro program control units are executed, the primary goals of researches are formulated.. (Abstract)
Publisher
Trans Tech Publications, Ltd.
Reference10 articles.
1. Barkalov AA, Zeleneva IJ, Krasichkov AA. Optimization schemes for microprogram automata on counters / DonNTU / Mechanical Engineering and Technosphere of the XXI century: Sat. Tr., Iternationa Conference, City Sevastopol. -Donetsk: Donetsk National Technical University, 2002. -V. 1 . - S. 26-30. http: /publikacje. uz. zgora. pl.
2. S. K. Gupta and D. K. Pradhan, Can concurrent checkers help BIST?, "in Proc. IEEE Int. Test Conf., 1992, p.140–150. http: /ieeexplore. ieee. org/xpls/abs_all. jsp.
3. Utilization of on-line (cocurrent) checkers during built-in self test and vice-versa, " IEEE Trans. Comput., vol. 45, p.63–73, Jan. 1996. ieeexplore. ieee. org/xpls/abs_all. jsp, isNumber=14049&arNumber.
4. Barkalov AA, Al-Rabie Adnan, Salomatin VA. Synthesis of composite software control unit with converter status codes in the addresses of microinstructions / DonNTU / / Science. DonNTU, 2002. -p.72.
5. Brayton, R.K., G.D. Hachtel, and A.L. Sangiovanni-Vincentelli, ÒMultilevel Logic Synthesis, Ó Proc. IEEE, Vol. Ê78, No. 2, pp.264-300, Feb. 1990. http: /ieeexplore. ieee. org.