Affiliation:
1. National University of Defense Technology
Abstract
Worst-Case Execution Time (WCET) is crucial in real-time systems and is very challenging in multicore processors due to the possible runtime inter-thread interferences caused by shared resources. This paper proposes a novel approach to analyze runtime inter-core interferences for consecutive or inconsecutive concurrent programs. Our approach can reasonably estimate runtime inter-core interferences in shared cache by introducing lifetime and instruction fetching timing relations analysis into address mapping method. Compared with the method based on lifetime alone, our proposed approach efficiently improves the tightness of WCET estimation.
Publisher
Trans Tech Publications, Ltd.
Reference10 articles.
1. J. Chang and G. Sohi. Cooperative caching for chip multiprocessors. In Proc. of the 33rd Annual International Symposium on Computer Architecture, (2006).
2. Cieslewiez J, Ross K A. Adaptive aggregation on chip multiprocessors. In Proc. of the 33th International Conf. on Very Large Databases. New York: ACM, (2007)339-350.
3. B. K. Bershad, B. J. Chen, D. Lee, and T. Romer. Avoiding conflict misses dynamically in large direct mapped caches. ASPLOS, (1994).
4. Nan Guan, Martin Stigge, Wang Yi and Ge Yu. Cache-Aware Scheduling and Analysis for Multicores. In EMSOFT, (2009).
5. J. Yan and W. Zhang. WCET analysis for multi-core processors with shared L2 instruction caches. In Proc. of the 14th IEEE Real-Time and Embedded Technology and Applications Symposium, (2008).