Affiliation:
1. Changzhou Institute of Mechatronic Technology
Abstract
The traditional evolutionary algorithm needs a lot of storage and handling ability in embedded logic project. Candidate’s solutions through the population, rather than the probability of vector of save memory and bite string processing. Concise evolutionary algorithm (CEA) is a probability vector based evolutionary algorithm is proposed. This paper proposes a method of realizing the standard FPGA concise evolutionary algorithm with a few changes to improve search powers. A data flow and a block diagram design, this paper describes the show. Experimental results show that the requirements (logical block) need to implement, building processing speed and solution for the power evolvable hardware CEA.
Publisher
Trans Tech Publications, Ltd.
Reference9 articles.
1. T. Higuchi, M. Iwata, D. Keymeulen, H. Sakanashi, H. Murakawa, I. lajitani, E. Takahashi, K. Toda, M. Salami, N. Kajihara, and N. Oesu, Real-world applications of analog and digital Evolutionary Hardware, IEEE Trans. Evol. Comput., vol. 3, no. 3, pp.220-235, Sept. (1999).
2. T. Oliveira, Evolutionary Algorithm Embeded on FPGA for Evolutionary Hardware, (in Portuguese), Eng. Thesis, Computer Engineering Program, Unicenp – Centro Universitario Positivo, Curitiba, (2007).
3. G. Harik, F. Lobo, and D. Goldberg, The concise evolutionary algorithm, IEEE Trans. Evol. Comput., vol. 3, no. 4, pp.287-297, Nov. (1999).
4. J. EAllagher, S. Vigraham, and G. Kramer, A family of concise evolutionary algorithms for intrinsic Evolutionary Hardware, IEEE Trans. Evol. Comput., vol. 8, no. 2, pp.111-126, Apr. (2004).
5. G. Kramer, J. EAllagher, M. Raymer, On the Relative Efficacies of *cEA Variants for Intrinsic Evolutionary Hardware: Population, Mutation, and Random Immigrants", Proc. of the 2004 NASA/DoD Conference on Evolution Hardware (EH, 04), (2004).