Abstract
In the nanometer technology node, the contradiction between high investment and low yield has got more and more prominent, so it plays a very significant role in improving the yield to optimize layout. The COE, Critical area On Edge network, which is a kind of network based on the redundancy material defect with edges expressing critical areas, is constructed in this paper. Vertexes stand for nets of the layout, and edges do short circuit areas existing in nets. By studying the applications of COE in DFM, it is indicated that the COE provides a new way to the research of nanometer node in DFM.
Publisher
Trans Tech Publications, Ltd.
Reference11 articles.
1. G. Zhang, P. Ma, X. Zhang, and Y. Hao, Development of Critical Area Research Method for Integrated Circuits and Its Challenges, Microelectronics Journal, vol. 39, pp.704-709, 2009. (in Chinese).
2. J. Wang and Y. Hao, Short critical area computational method using mathematical morphology, " in Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) Xi, an, China, 2005, pp.796-803.
3. T. S. Barnett, J. Bickford and A. J. Weger, Product yield prediction system and critical area database, in ASMC (Advanced Semiconductor Manufacturing Conference) Proceedings Stresa, Italy, 2007, pp.351-355.
4. D. N. Maynard and J. D. Hibbeler, Measurement and reduction of critical area using voronoi diagrams, in ASMC (Advanced Semiconductor Manufacturing Conference) Proceedings Munich, Germany, 2005, pp.243-249.
5. S. Jansen, G. Florence, A. Perry, and S. Fox, Utilizing design layout information to improve efficiency of SEM defect review sampling, in ASMC (Advanced Semiconductor Manufacturing Conference) Proceedings Cambridge, MA, United states, 2008, pp.69-71.