Affiliation:
1. Hon Hai Research Institute
Abstract
A comparative TCAD (Technology Computer Aided Design) simulation study of various 4H-SiC trench gate MOSFET (Metal Oxide Semiconductor Field Effect Transistor) (or U-shaped trench gate MOSFET abbreviated for UMOSFET) architectures for high voltage and high-speed switching applications is reported. The DC (Direct Current) and AC (Alternating Current) characteristics of the different trench gate structures are investigated. Particularly, compared to conventional 4H-SiC UMOSFETs, the breakdown voltage of the UMOSFET having a p-type implanted bottom shield is increased by 44%. However, due to the extra JFET (Junction Field Effect Transistor) region, the specific on resistance also increases by 6%. Furthermore, under 1000 V drain bias, the peak electric field at the bottom oxide of the shielded trench gate is below 0.3 MV/cm. In contrast, the peak electric field of conventional UMOSFETs can be as high as 8 MV/cm, which might cause reliability issues. On the other hand, when the bottom oxide thickness of the trench gate is increased, the UMOSFET exhibits 22% less total gate charge, leading to 76% and 71% shorter switching delay time, compared to conventional UMOSFETs and bottom shield UMOSFETs, respectively. As revealed by the simulation results, the UMOSFETs with the p-type implanted bottom shield or thick bottom oxide are advantageous for high voltage and high-speed power switching applications.
Publisher
Trans Tech Publications, Ltd.
Subject
Mechanical Engineering,Mechanics of Materials,Condensed Matter Physics,General Materials Science
Reference14 articles.
1. Review of Silicon Carbide Power Devices and Their Applications;She;IEEE Transactions on Industrial Electronics
2. SiC MATERIAL PROPERTIES;PENSL;International Journal of High Speed Electronics and Systems,2011
3. W. Ni, X. Wang, H. Xiao, M. Xu, M. Li, H. Schlichting, T. Erlbacher, 1700V 34mΩ 4H-SiC MOSFET With Retrograde Doping in Junction Field-Effect Transistor Region, IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), (2019).
4. D. Yin, Z. Wu, X. Zou, Y. Sun, Y. Wu, W. Wang, X. Li and J. Kang, Optimized Design of 4H-SiC VDMOSFET for Low ON-resistance, IEEE 2019 16th China International Forum on Solid State Lighting & 2019 International Forum on Wide Bandgap Semiconductors China (SSLChina: IFWS), (2019).
5. A novel 4H-SiC MOSFET for low switching loss and high-reliability applications;Han;Semiconductor Science and Technology,2020