1. Borisenko, AA Replica on the Fibonacci microprocessors [Electronic resource] / AA Borisenko // Academy of Trinitarianism. - 01/09/2011 - El. No. 77-6567, pub. 16805. - Access Mode: \ www / URL: http://www.trinitas.ru/eng/doc/0232/009a/02321223.htm.
2. Sajesh Kumar, Mohamed Salih (2012) Efficient Carry Select Adder Design for FPGA. Procedia Engineering, 30, 449 - 456 http://www.sciencedirect.com/science/article/pii/S1877705812008946
3. Yogita Hiremath (2014) A Novel 8-bit Carry Select Adder using 180nm CMOS Process Technology. International Journal of Emerging Engineering Research and Technology, Volume 2, Issue 6, September 187-194 http://www.ijeert.org/pdf/v2-i6/25.pdf
4. Balasubramanian P., Jacob Prathap Raj, C., Anandi, S., Bhavanidevi, U., Mastorakis, NE (2013) Mathematical Modeling of Timing Attributes of Self-Timed Carry Select Adders. Recent Advances in Circuits, Systems, Telecommunications and Control, 228-243 http://www.wseas.us/e-library/conferences/2013/Paris/CCTC/CCTC-34.pdf.
5. Chithra, M., Omkareswari, G. (2013) 128-bit Carry Select Adder Having Less Area And Delay International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering Vol. 2 Issue 7, July 2013, 3112-3118 http://www.ijareeie.com/upload/2013/july/35E_128-BIT.pdf.