Design and implementation of a conflict-free memory accessing technique for FFT on multicluster VLIW DSP-Reference-Cited by-同舟云学术

Design and implementation of a conflict-free memory accessing technique for FFT on multicluster VLIW DSP

Published:2018 Issue:18 Volume:15 Page:20180674-20180674
ISSN:1349-2543
Container-title:IEICE Electronics Express
language:en
Short-container-title:IEICE Electron. Express

Author:

Ye Hong¹,Gu Naijie¹,Zhang Xiaoci¹,Lin Chuanwen²

Affiliation:

1. School of Computer Science and Technology, University of Science and Technology of China

2. Department of Computer Science and Technology, Hefei University

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials

Link

https://www.jstage.jst.go.jp/article/elex/15/18/15_15.20180674/_pdf

Reference22 articles.

1. [1] J. Eyre and J. Bier: “The evolution of DSP processors,” IEEE Signal Process. Mag. 17 (2000) 43 (DOI: 10.1109/79.826411).

2. [2] IEEE P802.11n/D4.00, Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications; Amendment 4: Enhancements for Higher Throughput (2008).

3. [3] IEEE 802.16 Working Group. Part 16: Air interface for fixed and mobile broadband wireless access systems. IEEE P802. 16e/D8 (2005).

4. [4] 3GPP TR 25.814 v7.1.0. Physical Layer Aspects for Evolved UTRA (2006).

5. [5] M. Bahtat, et al.: “Instruction scheduling heuristic for an efficient FFT in VLIW processors with balanced resource usage,” EURASIP J. Adv. Signal Process. 2016 (2016) 38 (DOI: 10.1186/s13634-016-0336-0).

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design and Implementation of DSP Cache;2021 IEEE 21st International Conference on Communication Technology (ICCT);2021-10-13