A trigonometric hardware acceleration in 32-bit RISC-V microcontroller with custom instruction-Reference-Cited by-同舟云学术

A trigonometric hardware acceleration in 32-bit RISC-V microcontroller with custom instruction

Published:2021-08-25 Issue:16 Volume:18 Page:20210266-20210266
ISSN:1349-2543
Container-title:IEICE Electronics Express
language:en
Short-container-title:IEICE Electron. Express

Author:

Nguyen Khai-Duy¹,Kiet Dang Tuan¹,Hoang Trong-Thuc¹,Quynh Nguyen Quang Nhu²,Tran Xuan-Tu³,Pham Cong-Kha¹

Affiliation:

1. University of Electro-Communications (UEC)

2. The University of Danang, University of Science and Technology (DUT)

3. The Information Technology Institute (VNU-ITI)

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials

Link

https://www.jstage.jst.go.jp/article/elex/18/16/18_18.20210266/_pdf

Reference32 articles.

1. [1] A. Waterman, et al.: “The RISC-V instruction set manual, volume I: user-level ISA, version 2.0,” UC Berkeley UCB/EECS-2014-54 (2014) https://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-54.pdf.

2. [2] K. Asanović, et al.: “The rocket chip generator,” UC Berkeley UCB/EECS-2016-17 (2016) https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.pdf.

3. [3] SiFive, Inc.: “SiFive E31 manual,” (2019) https://sifive.cdn.prismic.io/sifive%2Fc89f6e5a-cf9e-44c3-a3db-04420702dcc1_sifive+e31+manual+v19.08.pdf.

4. [4] SiFive, Inc.: “SiFive E54-MC Manual,” (2019) https://sifive.cdn.prismic.io/sifive/86e05812-e9cd-4553-bfef-c7e715088055_sifive_coreip_U54MC_AXI4_rtl_v19_08p2p0_release_manual.pdf.

5. [5] M. Johns, et al.: “A minimal RISC-V vector processor for embedded systems,” Forum for Spec. and Design Lang. (2020) 20085586 (DOI: 10.1109/FDL50818.2020.9232940).

Cited by 7 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Tracking accelerator based on RISC-V custom instructions for GNSS receiver;IEICE Electronics Express;2024-05-25

2. Design and Implementation of Floating-Point Transcendental Function Processor Based on RISC- V Architecture;2024 13th International Conference on Communications, Circuits and Systems (ICCCAS);2024-05-10

3. Automating application-driven customization of ASIPs: A survey;Journal of Systems Architecture;2024-03

4. Tracking Accelerator Based on RISC-V Custom Instructions for GNSS Receiver;IEICE ELECTRON EXPR;2024

5. RISC-V Custom Instructions of Elementary Functions for IoT Endpoint Devices;IEEE Transactions on Computers;2024-02