1. [1] J. Liao, et al.: “Adaptive wear-leveling in flash-based memory,” IEEE Comput. Archit. Lett. 14 (2015) 1 (DOI: 10.1109/lca.2014.2329871).
2. [2] C. Matsui, et al.: “Design of hybrid SSDs with storage class memory and NAND flash memory,” Proc. IEEE 105 (2017) 1812 (DOI: 10.1109/jproc.2017.2716958).
3. [3] Y. Arakawa, et al.: “Silicon photonics for next generation system integration platform,” IEEE Commun. Mag. 51 (2013) 72 (DOI: 10.1109/mcom.2013.6476868).
4. [4] Y. Cai, et al.: “Error characterization, mitigation, and recovery in flash-memory-based solid-state drives,” Proc. IEEE 105 (2017) 1666 (DOI: 10.1109/jproc.2017.2713127).
5. [5] W. Lee, et al.: “Interpage-based endurance-enhancing lower state encoding for MLC and TLC flash memory storages,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst. (2019) (DOI: 10.1109/tvlsi.2019.2912228).