Clean-prefetcher: look-ahead prefetching without cache pollution-Reference-Cited by-同舟云学术

Clean-prefetcher: look-ahead prefetching without cache pollution

Published:2021-03-25 Issue:6 Volume:18 Page:20210027-20210027
ISSN:1349-2543
Container-title:IEICE Electronics Express
language:en
Short-container-title:IEICE Electron. Express

Author:

Cho Minshin¹,Hur Jae Young²,Jang Wooyoung¹

Affiliation:

1. Department of Electronics and Electrical Engineering, Dankook University

2. Department of Electronic Engineering, Jeju National University

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials

Link

https://www.jstage.jst.go.jp/article/elex/18/6/18_18.20210027/_pdf

Reference33 articles.

1. [1] B.M. Rogers, et al.: “Scaling the bandwidth wall: challenges in and avenues for CMP scaling,” ACM SIGARCH Computer Architecture News 37 (2009) 371 (DOI: 10.1145/1555815.1555801).

2. [2] ITRS: “International technology roadmap for semiconductors,” (2015) http://http://www.itrs2.net.

3. [3] D. Lee, et al.: “Tiered-latency DRAM: a low latency and low cost DRAM architecture,” IEEE International Symposium on High Performance Computer Architecture (HPCA) (2013) 615 (DOI: 10.1109/HPCA.2013.6522354).

4. [4] S.-L. Lu, et al.: “Improving DRAM latency with dynamic asymmetric subarray,” IEEE/ACM International Symposium on Microarchitecture (MICRO) (2015) 255 (DOI: 10.1145/2830772.2830827).

5. [5] D. Lee, et al.: “Adaptive-latency DRAM: optimizing DRAM timing for the common-case,” IEEE International Symposium on High Performance Computer Architecture (HPCA) (2015) 489 (DOI: 10.1109/HPCA.2015.7056057).