1. [1] A. M. Caulfield, et al.: “A cloud-scale acceleration architecture,” IEEE/ACM International Symposium on Microarchitecture (2016) (DOI: 10.1109/MICRO.2016.7783710).
2. [2] M. Staveley, “Applications that scale using GPU compute,” AzureCon (2015).
3. [3] J. Ouyang, et al.: “SDA: Software-defined accelerator for large-scale DNN systems,” HotChips (2014) (DOI: 10.1109/HOTCHIPS.2014.7478821).
4. [4] AHA378 (2015) http://www.aha.com/data-compression/.
5. [5] S. M. Lee, et al.: “A hardware scheduler for multicore block cipher processor,” PDP (2016) (DOI: 10.1109/PDP.2016.59).