1. System-on-Chip: Reuse and Integration
2. Networks on chips: a new SoC paradigm
3. [3] S. Kumar, A. Jantsch, M. Miliberg, J. Oberg, J.-P. Soininen, M. Forseli, K. Tiensyrja, and A. Hemani, “A Network on Chip Architecture and Design Methodology, ” in Proc. ISVLSI'02, pp. 117-124, 2002.
4. [4] P. P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh, “Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures, ” IEEE Trans. Comput., vol. 54, no. 8, pp. 1025-1040, Aug. 2002.
5. [5] R. Marculescu, “Networks-on-Chip: The Quest for On-Chip Fault-Tolerant Communication, ” in proc. ISVLSI'03, pp. 8-12, Feb. 2003.