Affiliation:
1. Graduate School of Science and Technology, Kumamoto University
2. Faculty of Advanced Science and Technology, Kumamoto University
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference21 articles.
1. [1] J.A. Cheatham, J.M. Emmert, and S. Baumgart, “A survey of fault tolerant methodologies for FPGAs,” ACM Trans. Design Automation of Electronic Systems (TODAES), vol.11, no.2, pp.501-533, 2006.
2. [2] M. Amagasaki, Q. Zhao, M. Iida, M. Kuga, and T. Sueyoshi, “Fault-tolerant FPGA: Architectures and design for programmable logic intellectual property core in SoC,” IEICE Trans. Inf. & Syst., vol.E98-D, no.2, pp.252-261, Feb. 2015.
3. [3] E. Stott, P. Sedcole, and P.Y.K. Cheung, “Fault tolerant methods for reliability in FPGAs,” Proc. International Conference on Field Programmable Logic and Applications, pp.415-420, Sept. 2008,
4. [4] A. Doumar and H. Ito, “Defect and fault tolerance SRAM-based FPGAs by shifting the configuration data,” IEICE Trans. Inf. & Syst., vol.E83-D, no.5, pp.1104-1115, May 2000.
5. [5] J.L. Kelly and P.A. Ivey, “A novel approach to defect tolerant design for SRAM based FPGAs,” Proc. ACM International Workshop on Field Programmable Gate Arrays, pp.1-11, Feb. 1994.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. An eFPGA Generation Suite with Customizable Architecture and IDE;IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences;2023-03-01