Affiliation:
1. Graduate School of Engineering, Osaka University
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference17 articles.
1. [1] S. Chari, J.R. Rao, and P. Rohatgi, “Template attacks,” International Workshop on Cryptographic Hardware and Embedded Systems, vol.2523, pp.13-28, Springer, 2003. 10.1007/3-540-36400-5_3
2. [2] Y. Yarom and K. Falkner, “FLUSH+ RELOAD: A high resolution, low noise, L3 cache side-channel attack,” 23rd USENIX Security Symposium (USENIX Security 14), pp.719-732, 2014.
3. [3] A.C. Aldaya, A.J.C. Sarmiento, and S. Sánchez-Solano, “SPA vulnerabilities of the binary extended Euclidean algorithm,” Journal of Cryptographic Engineering, vol.7, no.4, pp.273-285, 2017. 10.1007/s13389-016-0135-4
4. [4] A.C. Aldaya, R.C. Márquez, A.J.C. Sarmiento, and S. Sánchez-Solano, “Side-channel analysis of the modular inversion step in the RSA key generation algorithm,” International Journal of Circuit Theory and Applications, vol.45, no.2, pp.199-213, 2017. 10.1002/cta.2283
5. [5] A.C. Aldaya, C.P. García, L.M.A. Tapia, and B.B. Brumley, “Cache-timing attacks on RSA key generation,” Cryptology ePrint Archive, 2018. 10.46586/tches.v2019.i4.213-242