Affiliation:
1. Nara Institutet of Science and Technology
2. University of Tokyo
3. Renesas Electronics Corporation
4. Keio University
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference23 articles.
1. [1] M. Weiser, B. Welch, A. Demers, and S. Shenker, “Scheduling for reduced cpu energy,” Proc. 1st USENIX Conference on Operating Systems Design and Implementation, pp.13-23, 1994.
2. [2] W. Huang and Y. Wang, “An optimal speed control scheme supported by media servers for low-power multimedia applications,” Multimedia Systems, vol.15, no.2, pp.113-124, 2009. 10.1007/s00530-009-0153-5
3. [3] T.D. Burd and R.W. Brodersen, “Energy efficient cmos microprocessor design,” Proc. 28th Hawaii International Conference on System Sciences, pp.288-297, 1995. 10.1109/hicss.1995.375385
4. [4] L. Benini, A. Bogliolo, and G. De Micheli, “A survey of design techniques for system-level dynamic power management,” IEEE Trans. Very Lagre Scale Integr. (VLSI) Syst., vol.8, no.3, pp.299-316, 2000. 10.1109/92.845896
5. [5] M.E.T. Gerards and J. Kuper, “Optimal dpm and dvfs for frame-based real-time systems,” ACM Trans. Archit. Code Optim., vol.9, no.4, pp.41:1-41:23, 2013. 10.1145/2400682.2400700