1. [1] Y. Sato, S. Hamada, T. Maeda, A. Takatori, Y. Nozuyama, and S. Kajihara, “Invisible Delay Quality-SDQM Model Lights Up What Could Not Be Seen,” Proc. ITC, Paper 47.1, 2005.
2. [2] J. Savir and S. Patil, “Scan-based transition test,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.13, no.8, pp.1057-1064, 1994.
3. [3] L.-T. Wang, C.-W. Wu, and X. Wen, VLSI Test Principles and Architectures: Design for Testability, 2006.
4. [4] J. Saxena, K.M. Butler, V.B. Jayaram, S. Kundu, N.V. Arvind, P. Sreeprakash, and M. Hachinger, “A case study of IR-drop in structured at-speed testing,” Proc. ITC, pp.1098-1104, 2003. 10.1109/test.2003.1271098
5. [5] Y. Zorian, “A Distributed BIST Control Scheme for Complex VLSI Devices,” Proc. VTS, pp.4-9, 1993. 10.1109/vtest.1993.313316