Affiliation:
1. National Laboratory for Parallel and Distributed Processing, School of Computer, National University of Defense Technology
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference44 articles.
1. [1] S.Z. Shazli, M.A. Aziz, M.B. Tahoori, and D.R. Kaeli, “A field analysis of system-level effects of soft errors occurring in microprocessors used in information system,” IEEE International Test Conference, pp.1-10, Oct. 2008.
2. [2] H. Asadi, V. Sridharan, M.B. Tahoori, and D. Kaeli, “Balancing performance and reliability in the memory hierarch,” Proc. IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp.269-279, March 2005.
3. [3] V. Sridharan, H. Asadi, M.B. Tahoori, and D. Kaeli, “Reducing data cache susceptibility to soft errors,” IEEE Trans. Dependable and Secure Computing, vol.3, no.4, pp.353-364, Oct.-Dec. 2006.
4. [4] W. Zhang, “Computing cache vulnerability to transient errors and its implication,” Proc. 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Oct. 2005.
5. [5] W. Zhang, S. Gurumurthi, M. Kandemir, and A. Siavasubramaniam, “ICR: In-cache replication for enhancing data cache reliability,” Proc. International Conference on Dependable Systems and Networks (DSN), pp.291-300, June 2003.