Affiliation:
1. Department of Computer Science, Tokyo Institute of Technology
2. Software Innovation Center, NTT Japan
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference30 articles.
1. [1] F. Xi, T. Mishima, and H. Yokota, “CARIC-DA: Core affinity with a range index for cache-conscious data access in a multicore environment,” DASFAA, pp.282-296, 2014.
2. [2] F. Xi, T. Mishima, and H. Yokota, “Optimizing concurrent query execution on modern multisocket multicore platform,” FTSIS, pp.125-130, 2014.
3. [3] J. Cieslewicz and K.A. Ross, “Database optimizations for modern hardware,” Proc. IEEE, vol.96, no.5, pp.863-878, May 2008.
4. [4] A. Ailamaki, D.J. DeWitt, M.D. Hill, and D.A. Wood, “DBMSs on a modern processor: Where does time go?,” VLDB, pp.266-277, 1999.
5. [5] A. Ailamaki, D.J. DeWitt, M.D. Hill, and M. Skounakis, “Weaving relations for cache performance,” VLDB, pp.169-180, 2001.