Fast AdaBoost-Based Face Detection System on a Dynamically Coarse Grain Reconfigurable Architecture-Reference-Cited by-同舟云学术

Fast AdaBoost-Based Face Detection System on a Dynamically Coarse Grain Reconfigurable Architecture

Published:2012 Issue:2 Volume:E95-D Page:392-402
ISSN:0916-8532
Container-title:IEICE Transactions on Information and Systems
language:en
Short-container-title:IEICE Trans. Inf. & Syst.

Author:

XIAO Jian¹²,ZHANG Jinguo³,ZHU Min⁴,YANG Jun¹,SHI Longxing¹

Affiliation:

1. National ASIC system Engineering Research Center, Southeast University

2. Institute of Electronic Engineering, Nanjing University of Posts and Telecommunications

3. High Technology Research and Development Center of the Ministry of Science and Technology

4. Institute of Microelectronics, Tsinghua University

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software

Link

http://www.jstage.jst.go.jp/article/transinf/E95.D/2/E95.D_2_392/_pdf

Reference33 articles.

1. [1] W. Zhao, R. Chellappa, P.J. Phillips, and A. Rosenfeld, “Face recognition: a literature survey,” ACM Computing Surveys, vol.35, no.4, pp.1-67, Sept. 2003.

2. Detecting faces in images: a survey

3. Neural network-based face detection

4. [4] E. Osuna, R. Freund, and F. Girosit, “Training support vector machines: an application to face detection,” Proc. IEEE Computer Society Conf. Computer Vision and Pattern Recognition, pp.130-136, Puerto Rico, June 1997.

5. [5] P. Viola and M. Jones, “Rapid object detection using a boosted cascade of simple features,” Proc. IEEE Computer Society Conf. Computer Vision and Pattern Recognition, vol.1, pp.511-518, Kauai, Hawaii, Nov. 2001.

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Field Programmable Gate Array Applications—A Scientometric Review;Computation;2019-11-11

2. System Architecture for Real-Time Face Detection on Analog Video Camera;International Journal of Distributed Sensor Networks;2015-05-01

3. Row-based configuration mechanism for a 2-D processing element array in coarse-grained reconfigurable architecture;Science China Information Sciences;2014-09-06

4. Hierarchical Pipeline Optimization of Coarse Grained Reconfigurable Processor for Multimedia Applications;2014 IEEE International Parallel & Distributed Processing Symposium Workshops;2014-05

5. The Organization of On-Chip Data Memory in One Coarse-Grained Reconfigurable Architecture;IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences;2013