Affiliation:
1. Toshiba Corporation
2. Hitachi Information and Communication Engineering, Ltd.
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference32 articles.
1. [1] J. Beecroft, D. Addison, D. Hewson, M. McLaren, F. Petrini, and D. Roweth, “Quadrics QsNet II: pushing the limit of the design of high-performance networks for supercomputers,” IEEE Micro, pp.34-47, July 2005.
2. [2] R. Brightwell, K.T. Pedretti, K.D. Underwood, and T. Hudson, “SeaStar interconnect: balanced bandwidth for scalable performance,” IEEE Micro, vol.26, no.3, pp.41-57, May 2006.
3. [3] K.D. Underwood and R. Brightwell, “The impact of MPI queue usage on message latency,” Int. Conf. Parallel Process. (ICPP'04), pp.152-160, 2004.
4. [4] R. Brightwell and K.D. Underwood, “An analysis of NIC resource usage for offloading MPI,” 18th International Parallel and Distributed Processing Symposium (IPDPS'04), 2004.
5. [5] K.D. Underwood, K.S. Hemmert, A. Rodrigues, R. Murphy, and R. Brightwell, “A hardware acceleration unit for MPI queue processing,” 19th International Parallel and Distributed Processing Symposium (IPDPS'05), 2005.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献