1. [1] Y. Hori, H. Yokoyama, H. Sakane, and K. Toda, “A secure content delivery system based on a partially reconfigurable FPGA,” IEICE Trans. Inf. & Syst., vol.E91-D, no.5, pp.1398-1407, May 2008.
2. [2] C. Claus, J. Zeppenfeld, F. Muller, and W. Stechele, “Using partial-run-time reconfigurable hardware to accelerate video processing in driver assistance system,” DATE'07, pp.498-503, 2007.
3. [3] J. Emmert, C. Stroud, B. Skaggs, and M. Abramovici, “Dynamic fault tolerance in FPGAs via partial reconfiguration,” FCCM 2000, pp.165-174, 2000.
4. [4] J.P. Delahaye, G. Gogniat, C. Roland, and P. Bomel, “Software radio and dynamic reconfiguration on a DSP/FPGA platform,” J. Frequenz, vol.58, no.5-6, pp.152-159, 2004.
5. [5] U.S. Department of Commerce/National Institute of Standards and Technology, “Announcing the advanced encryption standard (AES),” FIPS PUB 197, Nov. 2001.