Affiliation:
1. Cyberscience Center, Tohoku University
2. JST CREST
3. Graduate School of Information Sciences, Tohoku University
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference20 articles.
1. [1] S. Hily and A. Seznec, “Contention on 2nd level cache may limit the effectiveness of simultaneous multithreading,” Tech. Rep. PI-1086, INRIA, Feb. 1997.
2. [2] R. Thekkath and S.J. Eggers, “The effectiveness of multiple hardware contexts,” ACM SIGOPS Operating Systems Review, vol.28, no.5, pp.328-337, Dec. 1994.
3. [3] G.E. Suh, L. Rudolph, and S. Devadas, “Dynamic partitioning of shared cache memory,” J. Supercomputing, vol.28, no.1, pp.7-26, April 2004.
4. [4] M.K. Qureshi and Y.N. Patt, “Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches,” Proc. 39th Annual IEEE/ACM International Symposium on Microarchitecture, pp.423-432, Dec. 2006.
5. [5] I. Kotera, K. Abe, R. Egawa, H. Takizawa, and H. Kobayashi, “Power-aware dynamic cache partitioning for CMPs,” Trans. High-Performance Embedded Architectures and Compilers, vol.3, no.2, pp.149-167, 2008.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献