Affiliation:
1. State-Key Laboratory of ASIC and Systems, Fudan University
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference14 articles.
1. [1] Y. Zhang, Y.H. Shalabi, R. Jain, K.K. Nagar, and J.D. Bakos, “FPGA vs. GPU for Sparse Matrix Vector Multiply,” Int. Conf. Field-Programmable Tech. (FPT 2009), pp.255-262, Dec. 2009.
2. [2] V.E. Taylor, A. Ranade, and D.G. Messerschmitt, “SPAR: a new architecture for large finite element computations,” IEEE Trans. Computers, vol.44, no.4, pp.531-545, April 1995.
3. [3] D. Gregg, C. McSweeney, C. McElroy, F. Connor, S. McGettrick, D. Moloney, and D. Geraghty, “FPGA Based Sparse Matrix Vector Multiplication using Commodity DRAM Memory,” Proc. Int. Conf. Field Programmable Logic Applicat. (FPL 2007), pp.786-791, Aug. 2007.
4. [4] D. DuBois, A. DuBois, C. Connor, and S. Poole, “Sparse Matrix-Vector Multiplication on a Reconfigurable Supercomputer,” Proc. Int. Symp. Field-programmable gate array (FPGA ‘08), pp.239-247, 2008.
5. [5] E.-J. Im and K. Yelick, “Optimizing sparse matrix computations for register reuse in SPARSITY,” Int. Conf. Comput. Sci. (ISSC ‘01), vol.2073, pp.127-136, Springer Berlin Heidelberg, Berlin, Heidelberg, 2001.