Affiliation:
1. Graduate School of Engineering, Nagoya University
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference32 articles.
1. [1] R. Shioya and H. Ando, “Energy efficiency improvement of renamed trace cache through the reduction of dependent path length,” IEEE International Conference on Computer Design (ICCD), pp.416-423, 2014.
2. [2] B. Sinharoy, J.A. Van Norstrand, R.J. Eickemeyer, H.Q. Le, J. Leenstra, D.Q. Nguyen, B. Konigsburg, K. Ward, M.D. Brown, J.E. Moreira, D. Levitan, S. Tung, D. Hrusecky, J.W. Bishop, M. Gschwind, M. Boersma, M. Kroener, M. Kaltenbach, T. Karkhanis, and K.M. Fernsler, “IBM POWER8 Processor Core Microarchitecture,” IBM Journal of Research and Development, vol.59, no.1, pp.2:1-2:21, Jan. 2015.
3. [3] K. Krewell, “Intel's Haswell Cuts Core Power,” Microprocessor Report 9/24/12, pp.1-5, Sept. 2012.
4. [4] L. Gwennap, “ARM Optimizes Cortex-A72 For Pheones,” Microprocessor Report 5/11/15, pp.1-5, May 2015.
5. [5] R. Kessler, “The Alpha 21264 Microprocessor,” IEEE Micro, vol.19, no.2, pp.24-36, 1999.