Affiliation:
1. Graduate School of Engineering, Chiba University
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference16 articles.
1. [1] E. Ibe, H. Taniguchi, Y. Yahagi, K. Shimbo, and T. Toba, “Impact of scaling on neutron-induced soft error in SRAMs from a 250nm to a 22nm design rule,” IEEE Trans. Electron Devices, vol.57, no.7, pp.1527-1538, July 2010. 10.1109/ted.2010.2047907
2. [2] E. Fujiwara, Code design for dependable systems: theory and practical applications, Wiley-Interscience, 2006.
3. [3] S. Mitra, M. Zhang, S. Waqas, N. Seifert, B. Gill, and K.S. Kim, “Combinational logic soft error correction,” IEEE Int'l Test Conf., pp.824-832, 2006. 10.1109/test.2006.297681
4. [4] Y. Komatsu, Y. Arima, T. Fujimoto, T. Yamashita, and K. Ishibashi, “A soft-error hardened latch scheme for SoC in a 90nm technology and beyond,” IEEE Custom Integr. Circuit Conf., pp.329-332, 2004. 10.1109/cicc.2004.1358812
5. [5] T. Calin, M. Nicolaidis, and R. Velazco, “Upset hardened memory design for submicron CMOS technology,” IEEE Trans. Nuclear Sci., vol.43, no.6, pp.2874-2878, Dec. 1996. 10.1109/23.556880