1. [1] J. Meyer and F. Kocan, “Sharing of SRAM tables among NPN-equivalent LUTs in SRAM-based FPGAs,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.15, no.2, pp.182-195, Feb. 2007.
2. [2] T. Sueyoshi and M. Iida, “Configurable and reconfigurable computing for digital signal processing,” IEICE Trans. Fundamentals, vol.E85-A, no.3, pp.591-599, March 2002.
3. [3] Actel, Application Note: Introduction to Actel FPGA Architecture, 1997.
4. [4] QuickLogic Corp., Eclipse II Family Data Sheet, 2004.
5. [5] M. Amagasaki, R. Yamaguchi, M. Koga, M. Iida, and T. Sueyoshi, “An embedded reconfigurable IP core with variable grain logic cell architecture,” International Journal of Reconfigurable Computing, vol.2008, Article ID 180216, p.14, 2008.