Affiliation:
1. The University of Tokyo
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference17 articles.
1. [1] A.C.-C. Yao, “How to generate and exchange secrets,” 27th Annual Symposium on Foundations of Computer Science (SFCS 1986), pp.162-167, 1986. 10.1109/sfcs.1986.25
2. [2] M. Bellare, V.T. Hoang, S. Keelveedhi, and P. Rogaway, “Efficient garbling from a fixed-key blockcipher,” 2013 IEEE Symposium on Security and Privacy, pp.478-492, 2013. 10.1109/sp.2013.39
3. [3] E.M. Songhori, T. Schneider, S. Zeitouni, A.R. Sadeghi, G. Dessouky, and F. Koushanfar, “GarbledCPU: A MIPS processor for secure computation in hardware,” 2016 53rd ACM/EDAC/IEEE Design Automation Conference (DAC), pp.1-6, 2016. 10.1145/2897937.2898027
4. [4] X. Fang, S. Ioannidis, and M. Leeser, “Secure function evaluation using an fpga overlay architecture,” Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA '17, New York, NY, USA, p.257-266, Association for Computing Machinery, 2017. 10.1145/3020078.3021746
5. [5] K. Huang, M. Gungor, X. Fang, S. Ioannidis, and M. Leeser, “Garbled circuits in the cloud using fpga enabled nodes,” 2019 IEEE High Performance Extreme Computing Conference (HPEC), pp.1-6, 2019. 10.1109/hpec.2019.8916407