Affiliation:
1. Nagoya Institute of Technology
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference20 articles.
1. [1] M. Herlihy and J.E.B. Moss, “Transactional Memory: Architectural Support for Lock-Free Data Structures,” Proc. 20th Annual Int'l Symp. on Computer Architecture (ISCA'93), pp.289-300, May 1993.
2. [2] V. Leis, A. Kemper, and T. Neumann, “Exploiting Hardware Transactional Memory in Main-Memory Databases,” Proc. 30th Int'l Conf. on Data Engineering (ICDE'2014), pp.580-591, Jan. 2014.
3. [3] K. Mashita, S. Miyake, R. Yamada, and T. Tsumura, “Yet Another Waiting Mechanism for Hardware Transactional Memory,” Proc. 3rd Int'l Workshop on Computer Systems and Architectures (CSA'15), pp.400-403, Dec. 2015.
4. [4] K.E. Moore, J. Bobba, M.J. Moravan, M.D. Hill, and D.A. Wood, “LogTM: Log-based Transactional Memory,” Proc. 12th Int'l Symp. on High-Performance Computer Architecture (HPCA'06), pp.258-269, Feb. 2006.
5. [5] P.S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hållberg, J. Högberg, F. Larsson, A. Moestedt, and B. Werner, “Simics: A Full System Simulation Platform,” Computer, vol.35, no.2, pp.50-58, Feb. 2002.