Affiliation:
1. School of Information Science, Japan Advanced Institute of Science and Technology (JAIST)
2. DENSO Corporation
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software
Reference31 articles.
1. [1] L. Lamport, “How to make a correct multiprocess program execute correctly on a multiprocessor,” IEEE Trans. Comput., vol.46, no.7, pp.779-782, 1997. 10.1109/12.599898
2. [2] L.M. Inria, S. Sarkar, and P. Sewell, “A Tutorial Introduction to the ARM and POWER Relaxed Memory Models,” https://www.cl.cam.ac.uk/~pes20/ppc-supplemental/test7.pdf, 2012.
3. [3] S. Owens, S. Sarkar, and P. Sewell, “A better x86 memory model: X86-tso,” Proceedings of the 22Nd International Conference on Theorem Proving in Higher Order Logics, TPHOLs '09, Berlin, Heidelberg, vol.5674, pp.391-407, Springer-Verlag, 2009. 10.1007/978-3-642-03359-9_27
4. [4] D.L. Weaver and T. Germond, “The SPARC Architecture Manual,” https://cr.yp.to/2005-590/sparcv9.pdf.
5. [5] S. Mador-Haim, L. Maranget, S. Sarkar, K. Memarian, J. Alglave, S. Owens, R. Alur, M.M.K. Martin, P. Sewell, and D. Williams, “An axiomatic memory model for power multiprocessors,” Proceedings of the 24th International Conference on Computer Aided Verification, CAV'12, Berlin, Heidelberg, vol.7358, pp.495-512, Springer-Verlag, 2012. 10.1007/978-3-642-31424-7_36