1. [1] T. Kawanami, M. Hioki, H. Nagase, T. Tsutsumi, T. Nakagawa, T. Sekigawa, and H. Koike, “Preliminary evaluation of flex power FPGA: A power reconfigurable architecture with fine granularity,” IEICE Trans. Inf. & Syst., vol.E87-D, no.8, pp.2004-2010, Aug. 2004.
2. [2] M. Hioki, T. Katashita, and H. Koike, “Architecture enhancements in 65nm SOTB power reconfigurable FPGA by fine-grained body biasing,” IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, pp.105-107, 2016. 10.1109/s3s.2016.7804400
3. [3] M.J.S. Smith, Application-Specific Integrated Circuits, Addison Wesley, 1999.
4. [4] R. Tsuchiya, M. Horiuchi, S. Kimura, M. Yamaoka, T. Kawahara, S. Maegawa, T. Ipposhi, Y. Ohji, and H. Matsuoka, “Silicon on thin BOX: A new paradigm of the CMOSFET for low-power high-performance application featuring wide-range back-bias control,” IEDM Technical Digest. IEEE International Electron Devices Meeting, pp.631-634, 2004. 10.1109/iedm.2004.1419245
5. [5] M. Hioki and H. Koike, “Low overhead design of power reconfigurable FPGA with fine-grained body biasing on 65-nm SOTB CMOS technology,” IEICE Trans. Inf. & Syst., vol.E99-D, no.12, pp.3082-3089, Dec. 2016. 10.1587/transinf.2016edp7129