A fast-transient dual loop LDO with high PSR-Reference-Cited by-同舟云学术

A fast-transient dual loop LDO with high PSR

Published:2024-05-10 Issue:9 Volume:21 Page:20240172-20240172
ISSN:1349-2543
Container-title:IEICE Electronics Express
language:en
Short-container-title:IEICE Electron. Express

Author:

Fang Hang¹,Jin Gang¹,Liu Weifeng¹,Wu Hao²,Tang Hualian¹

Affiliation:

1. School of Microelectronics, Xidian University

2. School of Computer Science, Xi’an Shiyou University

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Link

https://www.jstage.jst.go.jp/article/elex/21/9/21_21.20240172/_pdf

Reference30 articles.

1. [1] D.D. Buss: “Technology in the internet age,” Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers 1 (2002) 18 (DOI: 10.1109/ISSCC.2002.992920).

2. [2] C. Zhan and W.-H. Ki: “Analysis and design of output-capacitor-free low-dropout regulators with low quiescent current and high power supply rejection,” IEEE Trans. Circuits Syst. I, Reg. Papers 61 (2014) 625 (DOI: 10.1109/TCSI.2014.2300847).

3. [3] C.-J. Park, et al.: “External capacitor-less low drop-out regulator with 25dB superior power supply rejection in the 0.4-4MHz range,” IEEE J. Solid-State Circuits 49 (2014) 486 (DOI: 10.1109/JSSC.2013.2289897).

4. [4] K.N. Leung and P.K.T. Mok: “A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation,” IEEE J. Solid-State Circuits 38 (2003) 1691 (DOI: 10.1109/JSSC.2003.817256).

5. [5] Y. Lu, et al.: “An NMOS-LDO regulated switched-capacitor DC-DC converter with fast-response adaptive phase digital control,” IEEE Trans. Power Electron. 31(2016) 12941303 (DOI: 10.1109/TPEL.2015.2420572).