1. [1] C. Shi and R. Kapur, “How power-aware test improves reliability and yield,” EE Times EDA news online, Sept. 2003.
2. [2] L. Whetsel, “Adapting Scan Architectures for Low Power Operation,” Proc. ITC, pp. 863-872, 2000.
3. Scan Architecture With Mutually Exclusive Scan Segment Activation for Shift- and Capture-Power Reduction
4. [4] X. Wen, Y. Yamashita, and S. Morishima, “Low-capture-power test generation for scan-based at-speed testing,” Proc. ITC, pp. 1-10, 2005.
5. [5] Y. Bonhomme, “Efficient scan chain design for power minimization during scan testing under routing constraint,” Proc. ITC, pp. 488-493, 2003.