1. [2] H. Chung, et al., “A 7.5-GS/s 3.8-ENOB 52-mW flash ADC with clock duty cycle control in 65nm CMOS,” Symp. VLSI Circuits, pp. 268-269, June 2009.
2. [3] D. Lee, J. Han, G. Han, and S.M. Park, “10Gbit/s 0.0065mm2 6mW analogue adaptive equaliser utilising negative capacitance,” IET Ectronics Letters, vol. 45, no. 17, pp. 863-865, Aug. 2009.
3. [4] S. A. Ibrahim and B. Razavi, “A 20Gb/s 40mW Equalizer in 90nm CMOS Technology,” Proc. Int. Solid-State Circuit Conf., pp. 170-172, Feb. 2010.