1. (1) D. Mizoguchi, Y.B. Yusof, N. Miura, T. Sakurai, and T. Kuroda, “A 1.2Gb/s/pin wireless superconnect based on inductive inter-chip signaling (IIS),” ISSCC Dig. Tech. Papers, pp. 142-143, Feb. 2004.
2. (2) N. Miura, Y. Kohama, Y. Sugimori, H. Ishikuro, T. Sakurai, and T. Kuroda, “An 11Gb/s inductive-coupling link with burst transmission,” ISSCC Dig. Tech. Papers, pp. 298-299, Feb. 2008.
3. (3) Y. Take, N. Miura, and T. Kuroda, “A 30Gb/s/link 2.2Tb/s/mm2 inductively-coupled injection-locking CDR for high-speed DRAM interface,” IEEE J. Solid-State Circuits, vol. 46, no. 11, pp. 2552-2559, Nov. 2011.
4. (4) N. Miura, H. Ishikuro, T. Sakurai, and T. Kuroda, “A 0.14pJ/b inductive-coupling inter-chip data transceiver with digitally-controlled precise pulse shaping,” ISSCC Dig. Tech. Papers, pp. 358-359, Feb. 2007.
5. (5) K. Niitsu, S. Kawai, N. Miura, H. Ishikuro, and T. Kuroda, “A 65fJ/b inductive-coupling inter-chip transceiver using charge recycling technique for power-aware 3D system integration,” A-SSCC Dig. Tech. Papers, pp. 97-100, Nov. 2008.