1. (1)K.Wakabayashi and B.C.Schafer, “‘All-in-C’ behavioral synthesis and verification with cyberworkbench, from C to tape-out with no pain and a lot of gain,” in High-Level Synthesis from Algorithm to Digital Circuit, P.Coussy and A.Morawiec eds., pp.113–127, Springer, 2008.
2. (2)SystemC, http://www.accellera.org/home/
3. (3)S.Gupta, N.Dutt, R.Gupta, and A.Nicolau,“SPARK: A high-level synthesis framework for applying parallelizing compiler transformations,” Proc. 16th Int‘l Conf. on VLSI Design, pp. 461–466, Jan. 2003.
4. (5)N.Kobayashi, K.Wakabayashi, N.Shinohara, H.Tanaka, and T.Kanoh, “Design experiences with high-level synthesis system cyber I and behavioral description language BDL,” Proc. of APCHDL, pp.139–142, Oct. 1994.
5. (8)U. Bondhugula, M. Baskaran, S. Krishnamoorthy, J. Ramanujam, A.Rountev, and P.Sadayappan, “Automatic transformations for communication-minimized parallelization and locality optimization in the polyhedral model,” Int’l Conf. Compiler Construction, pp. 132–146, April 2008.