Affiliation:
1. Department of Physical Electronics, Tokyo Institute of Technology
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials
Reference28 articles.
1. [1] D. Binkley, “Tradeoffs and optimization in analog CMOS design,” International Conference on Mixed Design of Integrated Circuits and Systems, pp.47-60, June 2007.
2. [2] S. Suryagandh, M. Garg, and J. Woo, “A device design methodology for sub-100-nm SOC applications using bulk and SOI MOSFETs,” IEEE Trans. Electron Devices, vol.51, no.7, pp.1122-1128, July 2004.
3. [3] M. Bucher, G. Diles, and N. Makris, “Analog performance of advanced CMOS in weak, moderate, and strong inversion,” International Conference Mixed Design of Integrated Circuits and Systems, pp.54-57, June 2010.
4. [4] F. Maloberti, Data Converters, 1st ed., Springer US, 2007.
5. [5] M. Miyahara and A. Matsuzawa, “The effects of switch resistances on pipelined ADC performances and the optimization for the settling time,” IEICE Trans. Electronics, vol.E90-C, no.6, pp.1165-1171, June 2007.