Large-Scale Integrated Circuit Design Based on a Nb Nine-Layer Structure for Reconfigurable Data-Path Processors-Reference-Cited by-同舟云学术

Large-Scale Integrated Circuit Design Based on a Nb Nine-Layer Structure for Reconfigurable Data-Path Processors

Published:2014 Issue:3 Volume:E97.C Page:157-165
ISSN:0916-8524
Container-title:IEICE Transactions on Electronics
language:en
Short-container-title:IEICE Trans. Electron.

Author:

FUJIMAKI Akira¹,TANAKA Masamitsu¹,KASAGI Ryo¹,TAKAGI Katsumi¹,OKADA Masakazu¹,HAYAKAWA Yuhi¹,TAKATA Kensuke¹,AKAIKE Hiroyuki¹,YOSHIKAWA Nobuyuki²,NAGASAWA Shuichi³,TAKAGI Kazuyoshi⁴,TAKAGI Naofumi⁴

Affiliation:

1. Nagoya University

2. Yokohama National University

3. AIST

4. Kyoto University

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials

Link

https://www.jstage.jst.go.jp/article/transele/E97.C/3/E97.C_157/_pdf

Reference36 articles.

1. [1] K. Nakajima, Y. Onodera, and Y. Ogawa, “Logic design of Josephson network,” J. Appl. Phys., vol.47, no.4, pp.1620-1627, April 1976.

2. [2] K.K. Likharev and V.K. Semenov, “RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems,” IEEE Trans. Appl. Supercond., vol.1, no.1, pp.3-28, March 1991.

3. [3] M. Dorojevets, P. Bunyk, and D. Zinoviev, “FLUX chip: Design of a 20-GHz 16-bit ultrapipelined RSFQ processor prototype based on 1.75-µm LTS technology,” IEEE Trans. Appl. Supercond., vol.11, no.1, pp.326-332, March 2001.

4. [4] M. Tanaka, F. Matsuzaki, T. Kondo, N. Nakajima, Y. Yamanashi, A. Fujimaki, H. Hayakawa, N. Yoshikawa, H. Terai, and S. Yorozu, “A single-flux-quantum logic prototype microprocessor,” 2004 IEEE Int. Solid-State Circuits Conf. (ISSCC 2004) Digest of Technical Papers, no.16.7, pp.298, San Francisco, USA, Feb. 2004.

5. [5] M. Tanaka, T. Kondo, N. Nakajima, T. Kawamoto, Y. Yamanashi, Y. Kamiya, A. Akimoto, A. Fujimaki, H. Hayakawa, N. Yoshikawa, H. Terai, Y. Hashimoto, and S. Yorozu, “Demonstration of a single-flux-quantum microprocessor using passive transmission lines,” IEEE Trans. Appl. Supercond., vol.15, no.2, pp.400-404, June 2005.

Cited by 28 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Toward Practical Superconducting Accelerators for Machine Learning Using U-SFQ;ACM Journal on Emerging Technologies in Computing Systems;2024-04-30

2. 50-GFLOPS Floating-Point Adder and Multiplier Using Gate-Level-Pipelined Single-Flux-Quantum Logic With Frequency-Increased Clock Distribution;IEEE Transactions on Applied Superconductivity;2023-06

3. Execution of stored programs by a rapid single-flux-quantum random-access-memory-embedded bit-serial microprocessor using 50-GHz clock frequency;Applied Physics Letters;2023-05-08

4. An Area Efficient Superconducting Unary CNN Accelerator;2023 24th International Symposium on Quality Electronic Design (ISQED);2023-04-05

5. QULATIS: A Quantum Error Correction Methodology toward Lattice Surgery;2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2022-04