1. [1] P. Muller and Y. Leblebici, ed., CMOS Multichannel Single-Chip Receivers for Multi-Gigabit Optical Data Communications, Springer, New York, 2007.
2. [2] S. Xiang and F. Jun, “A 10 Gb/s low-power 4:1 multiplexer in 0.18 μm CMOS,” Int. Symp. on Sig. Sys. & Electron., Nanjing, China, vol.1, pp.1–4, Sept. 2010.
3. [3] J. C. Chien and L. H. Lu, “A 15-Gb/s 2:1 multiplexer in 0.18-μm CMOS,” IEEE Microw. Wirel. Co., vol.16, no.10, pp.558–560, Oct. 2006.
4. [4] T. Masuda, K. Ohhata, N. Shiramizu, E. Ohue, K. Oda, R. Hayami, H. Shimamoto, M. Kondo, T. Harada, and K. Washio, “SiGe-HBT-based 54-Gb/s 4:1 mutltiplexer IC with full-rate clock for serial communication systems,” IEEE J. Solid-State Circuits, vol.40, no.3, pp.791–795, Mar. 2005.
5. [5] H. Tao, D. K. Shaeffer, X. Min, S. Benyamin, V. Condito, S. Kudszus, L. Qinghung, A. Ong, A. Shahani, S. Xiaomin, W. Wong, and M. Tarsia, “40–43-Gb/s OC-768 16:1 MUX/CMU chipset with SFI-5 compliance,” IEEE J. Solid-State Circuits, vol.38, no.12, pp.2169–2180, Dec. 2003.